

SPECIFICATION


LIMITING AMPLIFIER MODULATOR DRIVER

**Inventors: Andrew Bonthron
Vladimir Katzman
Richard Nottenburg**

I hereby certify that this New Application Transmittal and the documents referred to as enclosed therein are being deposited with the United States Postal Service on this date 6/26/01 in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number EF236429698US, addressed to Box PATENT APPLICATION, Hon. Commissioner of Patents and Trademarks, Washington, D.C. 20231

Martha N. Griffin

Typed or printed name of person mailing paper or fee

Signature of person mailing paper 

Field of the Invention:

The present invention relates to digital communication apparatus and in particular to the apparatus of a modulator driver for driving modulators of digital electro-optical fiber communication systems.

Background of the Invention:

High speed digital and optical communication systems are widely installed in many areas of the United States. These types of communication systems generally have transmitter/receiver apparatus and a transmission facility or line interconnecting the transmitter/receiver apparatus to provide a path over which data may be exchanged between the transmitter/receiver apparatus. Increasing advances in technology and the need for more information require greater speed in the rate of transmitting data. The technology has went from analog systems to digital information systems capable of transmitting digital information in the form of logical "0's" and "1's" oftentimes referred to as bits. In an effort to increase the speed of transmission systems, the technology has advanced to the use of optical transmission systems using optical transmitter/receivers interconnected by optical transmission facilities such as optical fibers that transmit optical pulse bit information between the optical transmitter/receivers.

Digital transmitters and receivers are oftentimes connected by long transmission facilities. Typically, a digital transmitter applies binary digital signal information to the transmission facility which is then sent to the receiver which is designed to receive and

decode data contained within the received information. The characteristics of the transmission line often times deforms the waveform format of the transmitted information such that the transmitted information is meaningless when it is received by the distant receiver. Thus, long optical fiber transmission lines oftentimes have
5 regenerator or repeater units that connect the output end of an incoming transmission line through the regenerator or repeater units to the input end of an output transmission line. The regenerator or repeater units operate to regenerate the incoming transmission line information and apply the regenerated transmission line information to the outgoing transmission line. At the originating end a transmitter will receive data and modulate the data into optical data which is applied as transmission information to an outgoing transmission line connected to the transmitter. A receiver connected to the output of an incoming transmission line decodes the received transmission line information back into the data.

The transmitters, regenerator or repeater units and the receivers have modulators which function to convert data into optical transmitted transmission line information and the received optical transmission line information into data. Modulator driver (MDR) units are used in these units to control the modulators to provide these conversions. Present modulator driver apparatus have several single compression-limiting amplifiers connected in series to allow the modulator drivers to achieve fast rise
20 and fall times. However, these types of apparatus have poorly controlled performance over necessary input and output range of signals and suffer poorly controlled overshoot, undershoot and eye opening operation. A problem arises in that in providing high speed transmission of data on these systems it is necessary to have a

minimal bit error rate and to maximize the extinction ratio of optical data. Additionally, it is very important to minimize the power consumption of the modulator driver unit driving the modulator in that low power is necessary for high density wave division multiplexed applications.

5 **SUMMARY OF THE INVENTION:**

It is an object of the invention to provide processor controlled low power modular driver apparatus for driving a modulator to receive multiplexed binary data signals and generate high fidelity variable gain output signals with a low level of over and undershoot and with a high extinction ratio for driving the modulator to modulate a light wave in high density wave division multiplexed applications.

It is also an object of the invention to provide processor controlled low power modular driver apparatus having limited amplifier apparatus for receiving multiplexed binary data signals and generating amplified and limited frequency output signals representative of the received multiplexed binary data signals.

It is also an object of the invention to provide processor controlled low power modular driver apparatus having differential amplifier apparatus connected to an output of limited amplifier apparatus for precisely controlling the amplitude and generating a low level of over and undershoot of output signals over a wide range of the limited amplifier output signals in response to limited frequency output signals generated by
20 the limited amplifier apparatus.

It is also an object of the invention to provide processor controlled low power modular driver apparatus having processor controlled linear amplifier apparatus connected to limited and differential amplifier apparatus for generating high fidelity

output signals with low over and undershoot and with a high extinction ratio for driving a modulator to modulate a light wave in optical high density wave division multiplexed applications.

In a preferred embodiment of the invention, apparatus for driving a modulator to
5 modulate a light wave in optical high density wave division multiplexed applications has a processor controlled modulator driver for receiving multiplexed binary data signals and generating high fidelity variable gain output signals with a low level of over and undershoot and having a high extinction ratio in response to receipt of the multiplexed binary data signals for driving the modulator to modulate the light wave.

Also in accordance with the preferred embodiment of the invention, apparatus
10 for driving a modulator for modulating data signals onto a light wave has a limited amplifier for receiving multiplexed binary data signals and for generating amplified and limited frequency output signals representative of the received multiplexed binary data signals. The modulator driver apparatus also has a differential amplifier connected to an output of the limited amplifier for precisely controlling the amplitude and generating
15 a low level of over and undershoot of output signals over a wide range of the limited amplifier output signals. Processor controlled linear amplifier means connected to the output of the differential amplifier generates high fidelity output signals with low over and undershoot and a high extinction ratio for driving the modulator.

20 Also in accordance with the preferred embodiment of the invention, apparatus for driving a modulator to modulate multiplexed binary data signals onto a light wave has a programmed processor for controlling operation of the modulator driving apparatus and a limited amplifier for receiving the multiplexed binary data signals and

generating amplified and limited frequency output signals representative of the received multiplexed binary data signals. The modulator apparatus also has a differential amplifier connected to an output of the limited amplifier and controlled by the processor for precisely controlling amplitudes and generating a low level of over and undershoot of output signals over a wide range of the limited amplifier generated limited frequency output signals. A pair of linear amplifiers connected in series to the output of the differential amplifier generates high fidelity output signals with low over and undershoot and a high extinction ratio for driving the modulator. Controller apparatus connected to the differential amplifier and responsive to the processor selectively controls amplitudes of the differential amplifier output signals. A plurality of programmable resistor arrays controlled by the controller in response to instructions generated by the processor supplies power to the linear amplifiers to equalize gains thereof and a peak detector connected to the output of the linear amplifiers detect an absence of linear amplifier generated signals as a loss of signals for modulating the modulator.

Brief Description of the Drawings:

For a further understanding of the objects and advantages of the present invention, reference should be had to the following detailed description, taken in conjunction with the accompanying drawing figures, in which like parts are given like reference numerals and wherein:

Fig. 1 is a block diagram of electro-optical transmission system apparatus having modulator driver apparatus for driving a modulator of the electro-optical transmission system in accordance with principles of the invention,

Fig. 2 is a block diagram of the modulator driver apparatus set forth in Fig. 1 for operating the modulator of an electro-optical transmission system,

Fig. 3 is a of components of the modulator driver limited amplifier variable amplitude apparatus set forth in Fig. 2,

5 Fig. 4 is a circuit diagram of one of a plurality of resistor cells of the programmable resistor array set forth in Fig. 2 for powering the linear amplifiers,

Fig. 5 is a block diagram of apparatus of the programmable resistor array set forth in Fig. 2 for selecting ones of the plurality of resistor cells set forth in Fig. 4,

Fig. 6 is a diagram of apparatus controlled by the memory cells of Fig. 5 for powering resister cells of the programmable resistor array set forth in Fig. 4, and

Fig. 7 is a circuit diagram of the modulator driver peak detector set forth in Fig. 2 for determining loss of signals for driving the electro-optical transmission system.

The logic component circuitry of the modulator driver apparatus set forth in Figs. 1 through Fig. 5 of the drawing is performed by transistors, circuit elements, peak detectors, controller units, digital-to-analog converters and central processor units, the individual operation of which are well known in the art and the details of which need not be disclosed for an understanding of the invention. Typical examples of these logic circuitry are described in numerous textbooks. For example, such types of logic circuitry, among others, are described by J. Millman and H, Taub in Pulse, Digital and
20 Switching Waveforms, 1965, McGraw-Hall, Inc., H. Alex Romanowitz and Russell E. Puckett in Introduction to Electronics, 1968, John Wiley & Sons, Inc., E. J. Angelo, Jr. in Electronic Circuits, Second Edition, 1958, McGraw Hill, Inc. and in The TTL Data Book for Design Engineers, Second Edition, 1976, Texas Instruments Incorporated.

Background information on digital transmission on fiber optics may be found on text books by P. Bylanski and D. Ingram, Digital Transmission Systems, 1980, Peter Peregrinus Ltd, K. Murata et al., IEE Electron Letters, 1988, Govind P. Agrawal, Fiber Optics Communication Systems, John Wiley and Sons, Inc., 1992 and Ivan Kaminov and Thomas Kottch Fiber Optics Communication Systems, 1997, Academic Press.

Detailed Description of the Invention

With particular reference to Fig. 1 of the drawing, there is shown apparatus for controlling modulator operation of an electro-optical transmission system for modulating information onto the light wave of an optical transmission system. In particular, there is shown apparatus for driving a modulator to modulate a light wave wherein the apparatus has a processor controlled modulator driver for receiving multiplexed binary data signals and generating high fidelity variable gain output signals with a low level of over and undershoot and having a high extinction ratio in response to receipt of the multiplexed binary data signals for driving the modulator to modulate the light wave.

In a typical operation, low speed data is applied to the input of a framer chip 60. The framer chip 60 under the operation of a processor 50, which may be any one of a number of programmed a central processor units, generates SONET signals at a typical rate, although not limited thereto, of 600 Mb/s. The data generated by framer 60 is applied to the input of a high speed multiplexer 40 which in turn applies a clean low jitter data signal with a minimal duty cycle distortion to the input of modulator driver 10 with an amplitude of approximately 600 to 800mv. Modulator driver 10 delivers a high voltage electrical pulses of approximately 9v to drive electro-optical modulator 20 which

in response thereto modulates the light generated by light source 30 and applies the modulated light to a transmission facility or the like.

With particular reference to Fig. 2, there is shown modular driver 10 having apparatus for use in driving modulator 20 which may be one of a number of modulators such as a lithium niobate modulator. Input information is applied along with duty cycle control information to the inputs of a hard limiting amplifier 100. The hard limiting amplifier 100 is a limited amplifier for receiving multiplexed binary data signals and for generating amplified and limited frequency output signals representative of the received multiplexed binary data signals. It performs single ended to differential signal conversion of the input information and provides a hard limiting function on the input signal. Differential and complementary outputs of the hard limiting amplifier 100 are connected to the inputs of the variable amplitude buffer 101 which generates an output signal from 0db to a minus 4db in response to the duty cycle information. The output of variable amplitude buffer is connected to the input of the linear amplifier 102 having an output connected to the input of linear amplifier 104. Programmable resistor array 103 has outputs connected to linear amplifiers 102 and 104 and is controlled by controller 105 in response to instructions from processor 50 to control the response of linear amplifiers 102 and 104 in generating an output for operating modulator 20. The output of linear amplifier 104 is applied to peak detector 106 to indicate a loss of the modulator operating signal to drive modulator 20.

Limited amplifier 100 receives the multiplexed binary data signals and generates a pair of complementary amplified and limited frequency output signals representative

of the received multiplexed binary data signals that are applied to variable amplitude buffer 101. Variable amplitude buffer 101 has a differential amplifier, Fig. 3, that is connected to the complementary amplified and limited frequency output signals of the limited amplifier 100 for precisely controlling the amplitude and generating a low level of over and undershoot of output signals over a wide range of the limited amplifier output signals. The amplified and limited frequency output signals of the limited amplifier 100 have fast edges and a certain amount of overshoot and are each applied to an input of current switches 1010 and 1011. Each pair of current switches 1010, 1011 and 1015, 1016 are connected serially in order to minimize pulse distortion when the current flows through circuit elements 1012 and 1017. Processor 50 controls the input to circuit elements 1012 and 1017 that operates to control the current flow through the two pairs of current switches 1010, 1011 and 1015, 1016. The complementary signals incoming from limited amplifier 100 is digital data containing binary bit information in the form commonly referred to as "0's" and "1's". Since variable amplifier buffer 101 operates in a switching mode, the changing of the input signals to circuit elements 1012 and 1017 varies the current through current switches 1010, 1011 and 1015, 1016 thereby generating output signals across the resistance in the collector of current switch 1016. The resistance and capacitance network in the collector of current switches 1015, 1016 and the processor control of the circuit elements provides a symmetrical loading of current switches 1015, 1016 thereby generating variable amplitude pulses at the output of variable amplitude buffer 101.

The variable amplitude pulse output of variable amplitude buffer 101, Fig. 2, is applied to processor controlled linear amplifier apparatus which operate to generate

high fidelity output signals with low over and undershoot and a high extinction ratio to drive the modulator 20. The gain of each stage of a linear amplifier will vary over the process of amplifying signals. The limited amplifier apparatus of processor controlled modulator 10 has a pair of linear amplifiers 102, 104 connected in series and which have a limited frequency response for filtering and thereby reducing the over and undershoot of signals applied by the differential amplifier components of variable amplitude buffer 101 to the input of the linear amplifier 102. A programmable resistor array 103 controlled by controller 105 in response to instructions generated by processor 50 equalizes the gain of each stage of linear amplifier 102 and 104. Programmable resistor array 103 has a plurality of resistor cells, Fig. 4, each consisting of a plurality of circuit elements 1030, 1031, 1032 and 1033 connect in parallel between voltages Vcc and Vee and each arranged to supply a processor selected a voltages Vx to linear amplifiers 102 and 104, Fig. 2.

Processor 50 controls the gain of the linear amplifiers 102 and 104 over bus 106 by instructing controller 105, via address leads A0, A1 and Cs, Fig. 5, to enable logic Dx 1030 to select ones of the memory cells 1031 through 1034. Data is then sent to the selected one of memory cells to enable the selected memory cell to control the gain of linear amplifiers 102 and 104, Fig. 2, by varying the voltage Vx of a resistor cell, Fig. 4, of the selected one of resistor arrays 1 through 4, Fig. 5 to be one of the voltages V1 through V4. The selected memory cell, Fig. 6, is instructed by the appropriate data information transmitted by processor 50 and over leads D1 and Write to operate switching logic 1035 to vary the voltage Vee supplied to the appropriate resistor cells,

Fig. 4, and thereby enable the resistor cells to equalize gains of the linear amplifiers 102 and 104, Fig 2.

The output of linear amplifier 104 used to drive modulator 20 is also connected to a detector 106 used to detect the absence of linear amplifier generated signals as a loss of modulating signals. The output signals of linear amplifier 104, Fig. 2, used to drive modulator 20 are applied across a resistive divider R1 and R2, Fig. 7, of detector 106 which is used to pre-bias a detector diode D1 for increased sensitivity and to couple a small proportional amount of the signal with minimal distortion. The diode is a high speed Shottkey diode used to rectify the high speed input signal and present the rectified signal to the peak detection capacitor C1. Resistor R3 is used to set the discharge time constant for the peak detection capacitor C1.

It is obvious from the foregoing that the facility, economy and efficiency of optical and digital transmission systems is improved by processor controlled modulator driver apparatus for receiving multiplexed binary data signals and generating high fidelity variable gain output signals with a low level of over and undershoot and having a high extinction ratio in response to receipt of the multiplexed binary data signals for driving modulators of optical-electro transmission systems to modulate light waves. While the foregoing detailed description has described an embodiment of modulator driver apparatus for driving modulators of optical-electro transmission systems, it is to be understood that the above description is illustrative only and is not limiting of the disclosed invention. Particularly other configurations of programmable resistor arrays control apparatus are within the scope and spirit of this invention. Thus, the invention is to be limited only by the claims set forth below.